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ABSTRAm 
A particle sensor array which in a preferred embodi- 
ment comprises a static random access memory having 
a plurality of ion-sensitive memory cells, each such cell 
comprising at least one pull-down field effect transistor 
having a sensitive drain surface area (such as by bloat- 
ing) and at least one pull-up field effect transistor having 
a source connected to an offset voltage. The sensitive 
drain surface area and the offset voltage are selected for 
memory cell upset by incident ions such as aipha-parti- 
cles. The static random access memory of the present 
invention provides a means for selectively biasing the 
memory cells into the same state in which each of the 
sensitive drain surface areas is reverse biased and then 
selectively reducing the reversed bias on these sensitive 
drain surface areas for increasing the upset sensitivity of 
the cells to ions. The resulting selectively sensitive 
memory cells can be used in a number of applications. 
By way of example, the present invention can be used 
for measuring the linear energy transfer of ion particles, 
as well as a device for assessing the resistance of CMOS 
latches to Cosmic Ray induced single event upsets. The 
sensor of the present invention can also be used to deter- 
mine the uniformity of an ion beam. 
[571 
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PARTICLE SENSOR ARRAY 
ORIGIN OF INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA Contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 USC 
202) in which the Contractor has elected to retain title. 
TECHNICAL FIELD 
The present invention relates to a particle sensor 
array in the configuration of a static random access 
memory that is sensitive to charged particles with an 
atomic mass greater than or equal to 1. Such an inven- 
tion can be used as a gas densitometer, a position detec- 
tor, a particle beam detector, as an aid in circuit fabrica- 
tion, as a means of evaluating memory-cell upset resis- 
tance of space-craft components and in other fields. 
BACKGROUND A R T  
The trend in electronic components has lead to the 
development of integrated circuits (ICs) that have 
higher operating frequencies and require less power per 
gate. This has been achieved in part by a reduction in 
the feature sizes that make up the transistors and wires 
that comprise the ICs. As a consequence, the amount of 
charge that is required to store a bit of information is 
about one-tenth of a pico-coulomb @C), or about 
600,OOO electrons. Because the amount of charge is so 
small, cosmic rays can deposit enough charge in an IC 
to cause a single-event upset (SEU) and alter the state of 
the memory bit. 
The importance of cosmic rays on the performance of 
integrated circuits in a space environment is evident in 
the upset rates of various satellites and spacecraft. For 
example, the Tracking and Data Relay satellite experi- 
ences a single event upset per day, which must be cor- 
rected from the ground. Such adverse experiences have 
caused a re-design of spacecraft, such as the Galileo 
spacecraft. The characterization of static random access 
memories or SRAMs, due to ion induced upsets is essen- 
tial to evaluating the susceptibility of SRAMs and ap- 
plication-specific integrated circuit (ASIC) registers to 
cosmic ray upsets. This characterization usually re- 
quires evaluations at an ion source, such as a cyclotron. 
Such evaluations are time consuming. expensive and 
error prone. In recent years, laser pulses have been 
proposed as substitutes for the heavy ion sources. How- 
ever, the laser simulations are limited by metal layers 
that frequently block the laser pulses from SEU-sensi- 
tive nodes and by the complexity of the ion-photon 
calibrations. The solution to the single event upset prob- 
lem continues to be important, as the complexity of 
spacecraft grows, the size of integrated circuits de- 
crease and as space systems are designed with circuits 
fabricated at non-Tadiation hardened foundries. 
For present day ICs in a 10% worse case cosmic ray 
environment, the upset rate is in the to SEUs 
per bit-day range. This means that a spacecraft with lo8 
bits of memory would experience between 1 and 10,OOO 
upsets per day 90% of the time. But IO’% of the time, the 
upset rate would be higher. 
The upset of a semiconductor memory cell by an ion, 
caused by cosmic rays or other sources, depends on the 
charge deposited in the sensitive regions of the memory 
cell. The sensitive regions are found at reverse biased 
junctions whose charge can be dissipated by an ion 
strike. The sensitivity of the cell to upset can be influ- 
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enced through cell layout, fabrication, and operating 
characteristics. Each of these factors influences the 
critical charge (minimum required charge to cause cell 
upset) through the cell nodal capacitance, the p-n junc- 
5 tion parameters, and/or the transistor parameters. The 
passage of an ion through the cell creates hole-electron 
pairs which can deposit enough charge to short out 
sensitive junctions and cause the cell to change state. 
The amount of charge deposited depends on a number 
10 of factors, including the ion type, energy, incident an- 
gle, and capture cross-section of the cell. 
Much progress has been made in the hardening of 
static random access memory cells against cosmic ray 
induced SEUs. In recent years, cross-coupled resistors 
l5 have been introduced into the six-transistor SRAM cell 
to reduce the SEUs. Most recently, an engineering 
design equation, termed the Petersen Equation, has 
been developed that relates the transistor critical charge 
and junction area and the 10% worst case cosmic ray 
*O spectrum to the expected upset rate of SRAMs in an 
earth orbit. 
The upset rate R (in upsetshit-day) as given by the 
Petersen Equation is 
25 R = ~ x  1 0 - ’ o A ( r m 2 ) [ D X r m ) / Q ~ p ~ ] ~ ,  
where for a 10% worst case cosmic ray (an ion) spec- 
trum A is the cell cross-section, D C  is the collection 
depth and Qcis the critical charge. An improved device 
30 is required to characterize the coefficients found in the 
Petersen Equation so that spaceborne ASICs, fabricated 
along with the test device, will be designed to have 
maximum protection against SEUs. 
35 SUMMARY OF T H E  INVENTION 
In a preferred embodiment, the present invention 
comprises a conventional six-transistor memory cell 
made sensitive to heavy ions by bloating the drain and 
4o by placing an offset voltage on the source of selected 
transistors in the memory cell. While SRAMs are not 
new in the art, they have not previously been designed 
to be sensitive to ions. The uniqueness of this “sensor” 
is found in the offset voltage that allows the cell to be 
45 sensitized so that it can be upset by ions, such as alpha- 
particles. In fact, the six-transistor cell SRAMs of the 
present invention are designed to be easily upset by a 
laboratory ion source. This simulation closely emulates 
the cosmic ray upset of SRAMs. In the experiments 
50 conducted with such six-transistor cell SRAM reduc- 
tions-to-practice of the present invention, a Polonium 
208 and Americum 241 alpha-particle source was used 
to upset the SRAM chip. The cells of the SRAM chip 
were designed with an offset voltage which controls the 
The basic design of the cells of the present invention 
comprises a detector inverter connected to a feedback 
inverter, forming an inner loop that is connected 
through switches to bit-lines, the switches being acti- 
60 vated by means of a word line. The cells are arranged in 
columns and accessed by turning on the switches by 
means of the word lines which connect the inverters to 
the bit-lines. In operation, the cell is biased into the 
sensitive state. by turning the switches “ON”, forcing 
65 the cell to assume a state as dictated by the bias on the 
bit-lines. During this “write” cycle, the offset voltage is 
set to ground in this embodiment. Then the switches are 
turned “off’ and the offset voltage is set so that the cell 
55 critical charge needed to upset the cells. 
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is sensitized. During this time, the “stare” time, the cells 
can be upset by an ion. At the end of this “stare” time, 
the offset voltage is set to ground, then the state of the 
cell is “read”, by again turning the switches “ON’, 
which sets the bias on the bit-lines. The bias on the 
bit-lines is then read via an on-chip sense amplifier. 
As a densitometer, this invention can determine the 
density of a medium positioned between the detector 
and a radiation source. The device has also been shown 
to determine air pressure. The device can be used as a 
position detector as well, and in addition, the device has 
been used to determine the outline of masks placed over 
it. The device has also been demonstrated as a particle 
beam uniformity detector. In addition, the device can be 
used to discriminate between the linear energy transfer 
(LET) of particles. In addition, it has been proposed to 
fly banks of the memory cells of the invention to evalu- 
ate the cosmic ray spectrum. The memory cells of the 
present invention can also be used as a standard evalua- 
tion circuit to characterize the quality of circuit fabrica- 
tion. The concepts, a s  applied to the SRAMs of the 
present invention, can be extended to aid analysis of 
circuit elements, such as latches. 
OBJECTS OF THE INVENTION 
5 
10 
I5 
20 
25 
It is therefore a principal object of the present inven- 
tion to provide a particle sensor array in the form of a 
static random access memory (SRAM), made sensitive 
to ions through the use of a cell offset voltage. 
It is an additional object of the present invention to 
provide a particle sensor array in the form of a static 
random access memory, which can provide highly ac- 
curate measurements of fluid density, can be used as a 
position sensor, can be used as a linear energy transfer 35 
spectrometer and as a linear energy transfer telescope. 
It is an additional object of the present invention to 
provide a particle sensor array in the form of a static 
random access memory that can be used as a detector 
for determining the density of a medium positioned 4o 
30 
between the detector and a radiation source. 
It is still an additional object of the present invention 
to provide a particle sensor array in the form of a static 
random access memory which can be used to determine 
the position of masks placed over a detector form of the 
present invention using a vernier method. 
It is still an additional object of the present invention 
to provide a particle sensor array in the form of a static 
random access memory which can be used as a standard 
evaluation circuit to characterize the quality of circuit 
fabrication. 
It is still an additional object of the present invention 
to provide a particle sensor array in the form of a static 
random access memory which has been made sensitive 
to ions by using a memory cell design having a bloated 
drain and a source offset voltage to provide alpha-parti- 
cle sensitive test SRAMs. 
It is still an additional object of the present invention 
to provide test SRAMs for characterizing alpha-parti- 
cle tracks in CMOS/Bulk memories to enable precise 
estimates of upset rates of memories and latches due to 
Cosmic Ray strikes. 
BRIEF DESCRIPTION OF T H E  DRAWINGS 
The aforementioned objects and advantages of the 
present invention, as well as additional objects and ad- 
vantages thereof. will become more apparent hereinaf- 
ter as a result of a detailed description of a preferred 
45 
50 
55 
60 
65 
4 
embodiment of the invention, when taken in conjunc- 
tion with the following drawings in which: 
FIG. 1 is a block diagram of a particle sensor of the 
present invention; 
FIG. 2 is a schematic diagram of a detector inverter 
used in the present invention; 
FIG. 3 is a schematic diagram of an alternative detec- 
tor inverter that may be used in the present invention; 
FIG. 4 is a schematic diagram of still an additional 
alternative detector inverter which may be used in the 
present invention; 
FIG. 5, consisting of FIGS. 50 and 56, provides 
graphical representations of the mapping of alpha-parti- 
cle sensitive areas in the present invention, using a ver- 
nier technique; 
FIG. 6 illustrates the results of the vernier technique 
of FIG. 5; 
FIGS. 7 and 8 illustrate the schematic and layout 
diagrams, respectively, of an alpha-sensitive design of 
the present invention, in which a bloated n-drain of one 
transistor of the circuit is formed in the P-substrate and 
an offset voltage connected to the source of a second 
transistor of the circuit is formed in the N-well; 
FIGS. 9 and 10 are analogous to FIGS. 7 and 8, but 
show a different embodiment of the present invention in 
which the design of the memory cell features a bloated 
P-drain of a first transistor of the circuit formed in the 
N-well and an offset voltage connected to the source of 
a second transistor of the circuit is formed in the P-sub- 
strate; 
FIG, 11 is a graphical representation of a set of mem- 
ory cell transfer curves, showing the effect of the offset 
voltage of the stable points of the cell of the present 
invention; 
FIG. 12 is a graphical representation showing the 
manner in which the critical charge of the cell of the 
present invention was determined; 
FIG. 13 is a graphical illustration of the energy loss of 
an alpha-particle passing through silicon; 
FIG. 14 is a graphical representation of the energy 
loss per unit length of an alpha-particle in silicon; 
FIG. 15 is a graphical representation of the single 
event upset rate characteristics induced in the present 
invention; 
FIG. 16 is a graph similar to that of FIG. 15, but 
showing data taken at different vacuum pressures; 
FIG. 17 is a graphical representation of the deposited 
’ charge mofile-of-an ahhaaarticle in silicon, used to - .  . .  
explain characteristics of the present invention; 
FIG. 18 is a graphical representation used to explain 
the behavior of alpha-particle variations due to energy 
loss in air before particles reach the silicon of the 
SRAM of the present invention; 
FIG. 19 is a graphical representation of the variation 
of critical charge with pressure, used to explain the 
upset rate characteristics shown in FIG. 16; 
FIG. 20, comprising FIGS. 200 and 206, illustrate 
two alternate embodiments of the present invention in 
cross-section of the detector inverter, wherein the em- 
bodiment of FIG. 200 corresponds to the schematic 
circuit of FIG. 7 and the embodiment of FIG. 206 cor- 
responds to the schematic circuit of FIG. 9; 
FIG. 21 is an alpha-particle incident-angle depen- 
dence upset-rate graph of an SRAM using the detector 
inverter illustrated in FIG. 200; 
FIG. 22 is a SRAM bit map showing alpha-particle 
incident-angle dependence bit-flip locations for a test 
C 
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SRAM where the detector inverter is that shown in 
cross-section in FIG. 2Ob; 
FIG. 23 is a graphical representation of normalized 
alpha-particle range, plotted against linear energy trans- 
fer of the alpha-particles and the amount of charge 5 
deposited for both air and silicon media; 
FIG. 24 is a graphical representation of the pressure 
sensitivity of the SRAM cell, illustrating the flip rate for 
the alpha-particle source placed at two different dis- 
FIG. 25 is a representative sketch of the use of the 
SRAM/alpha-particle detector of the present invention 
as a pressure sensor. 
DETAILED DESCRIPTION OF A PREFERRED 15 
EMBODIMENT 
The basic operational configuration of the present 
invention is illustrated in FIG. 1. As shown therein, the 
cell of the present invention consists of a detector in- 
verter connected to a feedback inverter in the form of 20 
an inner-loop. This inner-loop is connected through 
switches to bit and bit-bar lines. The switches are acti- 
vated by means of a word line. A combination of detec- 
tor inverter, feedback inverter, switches, bit and bit-bar 
lines and word line, comprise a particle sensor cell. The 25 
principal unique characteristic of the sensor of the pres- 
ent invention is determined by the offset voltage, Voff, 
which allows the cell to be sensitized so that it can be 
upset by an ion such as an alpha-particle. The cells are 
arranged in columns and may be accessed by turning on 30 
tances from the cell; and 10 
6 
The detector diode Dp is biased through the “ON’ 
MOSFET transistor. A particle is detected at the diode 
D p in a manner to be described in substantially more 
detail hereinafter. 
An alternative approach for the design of the detec- 
tor inverter is shown in FIGS. 3 and 4. In both of these 
configurations, the offset voltage Voff is biased to VDD 
in the “READ” or “WRITE’ cycle and lowered to 
sensitize the cell in the “STARE’ cycle. In FIG. 3, a 
particle is detected at the diode D, which is biased 
through the “ON” P-MOSFET transistor. In the con- 
figuration of FIG. 4, a particle is detected at the diode 
D, and the pull-up MOSFET shown in FIG. 3 is re- 
placed by the load resistor R in FIG. 4. 
The particle sensor of the present invention has a 
large number of potential applications. For example, it 
can be used as a densitometer. In this application, the 
detector can be used to determine the density of a me- 
dium positioned between the detector and a radiation 
source, This application is based on the use of the detec- 
tor to determine air pressure, as will be described here- 
inafter. If the radiation source is positioned above the 
detector at the end of the detectable upset range in air, 
no upsets are detected in the detector. However, as the 
air is evacuated, the particles reach the detector and 
induce bit flips. An analysis of the alpha-particle SRAM 
pressure sensor is given in TABLE 1. It shows that a 
16k-bit SRAM and a 100 pCi alpha source has a mea- 
surement error of l .3 s / N  percent for a measurement 
time of 20 milliseconds. 
TABLE 1 
ALPHA-PARTICLE/SRAM 
PRESSURE SENSOR ANALYSIS 
ER- 4 
ROR N u Nl alphas H o  t 
5 K #COUNTS um? #CELL cmls uc i  mm sec COMMENTS 
11 9 80 100 4096 200 1 32 100 CURRENTDESIGN 
2E4 3 MOVE SOURCE CLOSER 
2E6 100 INCREASE STRENGTH 
FLUX GOES AS I/R? 
loo0 
16K 
1.8 56 3200 1MM 16K 2E6 
1.3 80 6100 loo0 16K 2E6 
INCREASE CELL AREA 
INCREASE # CELLS 
0.01 REDUCE MEASUREMENT TIME 
0.02 IEiCRE.4SE MEASUREMENT TIME 
H, IS rhe height oirhe source a b w e  the SRAM 
EQUATION USED TO COhlPUTE THE N-\’ALUES IN TABLE I:: 
1 
IO‘(prn/crn)’ 
N(COL:NTS) = r(prn’) . K ~ C E L L S ) .  m 
the switches by means of the word lines which connect 
the inverters to the bit lines. One of the significant ad- 50 
vantages of the detector of the present invention is that 
it can be produced using standard CMOS fabrication. 
In operation, the cell of the present invention is bi- 
ased into the sensitive state by turning the switches 
“ON’, forcing the cell to assume a state dictated by the 55  
bias on the bit-lines. During this “WRITE’ cycle, Voff 
is set to ground. The switches are then turned “OFF” 
and Voff is set so that the cell is sensitized. During this 
time, referred to herein as the “STARE” time, the cell 
can be upset by an ion. At the end of this “STARE” 60 
time, Voff is set to ground. Then, the state of the cell is 
“READ” by again turning the switches “ON’ which 
sets the bias on the bit-lines. The bias on the bit-lines is 
then read by means of an on-chip sense amplifier. 
shown in FIG. 2 and is characterized by a pair of MOS- 
FET transistors and a detector diode. The MOSFET 
transistors are labelled “OFF“ and “ON”, respectively. 
One design for the detector inverter of FIG. 1 is 65 
The present invention may also be used as a position 
detector. The detector can be used to determine the 
position of masks placed over the detector. Using 
straight edge masks, the position of the mask can be 
determined by a vernier method, as will be explained 
hereinafter in more detail. 
The present invention may also be used as an angle 
detector. When the sensitive diodes are diffused into a 
“well”, upsets are detected only for shallow angles. 
Particles which traverse the diode “well” structure 
normal to the surface, do  not deposit enough charge to 
trip the cells because the “well” junction truncates the 
charge. 
The present invention can also be used as a particle 
beam uniformity detector. More specifically, the detec- 
tor array of the present invention can determine the 
uniformity of particle beams. This uniformity can be 
determined at the rate at which the memory can be 
read, which is less than one millisecond. The present 
5.33 1,164 I -  
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invention can also be used as a linear energy transfer 
detector to discriminate between the linear energy 
transfer of particles. The linear energy transfer can be 
adjusted by varying the offset voltage and as such can 
be considered for spacecraft applications where banks 
of memory would be used to evaluate the cosmic ray 
spectrum. The present invention also has potential ap- 
plication as an aid in integrated circuit fabrication, 
namely in the fabrication of application specific inte- 
grated circuits. Specifically, the memory of the present 
invention can be used as a standard evaluation circuit to 
characterize the quality of circuit fabrication. The pres- 
ent invention can also be used to qualify the SEU hard- 
ness of circuit elements such as latches. 
Referring now to FIG. 5 and FIG. 6, it will be seen 
that the present invention’facilitates a vernier technique 
for mapping alpha-particle sensitive areas in static mem- 
ories. A 4096-bit test SRAM, fabricated in 2-pm N-well 
CMOS technology, was designed with memory cells 
that are sensitive to alpha-particle upset when written 
with “zeros”. The test SRAM was designed with an 
enlarged drain for one of the n-MOSFETs and with an 
offset voltage connected to the source of the associated 
p-MOSFET. A cross-section is measured by placing a 
Po-208 source of known flux + on top of, the open chip- 
package and counting the flipped cells N after a time t 
mine N=4096udt for N <  <4096. 
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cycles. Each cycle consisted of writing the entire 
SRAM to zeros, then sensitizing the SRAM cells to 
alpha-particle upset for 30 seconds by decreasing the 
offset voltage and then reading the SRAM to determine 
5 which cells had upset. The technique described in con- 
junction with FIGS. 5 and 6 illustrates that the present 
invention can be used to investigate single event upset 
of memory structures by ionizing particles in a simple, 
inexpensive laboratory set-up. 
Reference will now be made to FIGS. 7 through 10, 
which provide circuit and layout drawings respec- 
tively, of two alternate configurations of memory cells * 
using the present invention. The memory cell of FIGS. 
7 and 8 features a bloated n-drain of Mn2, formed in the 
15 p-substrate and an offset voltage connected to the 
source of Mp2 formed in the n-well. The alternative 
memory cell design of FIGS. 9 and 10, features a 
bloated p-drain of Mpl, formed in the n-well and an 
offset voltage connected to the source of Mnl, formed 
20 in the p-substrate. The cell of FIGS. 7 and 8 is a more 
alpha-sensitive design in that the cell of FIGS. 9 and 10 
is resistant to alpha-particle upsets because the n-well 
truncates the alpha-particle plasma. In view of its supe- 
rior sensitivity, the circuit of FIG. 7 was reduced to 
25 practice as a CMOS 4k-bit test SRAM, wherein the 
memory cell figure layout of FIG. 8 is designed for 
2-um CMOS n-well Drocess and has a dimension of 42 
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WIhen the offset voltage is lowered from 5 v, cells by 45 pm. The aipha-sensitive region is the bloated 
start to flip at 2.46 V and u rises very Steeply until about n-drain in the p-substrate, identified as the diode Dn2, 
2.4 V, indicating that the critical charge for all cells has 30 shown in FIG. 7. 
been reached. Then the cross-section increases more The cells of the configuration shown in FIG. 7 are 
slowly until about 2.1 V, crossing the designed sensitive always biased so that the ~ 1 - ~ ~ d ~  is low and the ~ 2 -  
indicating the onset of spontaneous cell flips. The over- Dn2 are reversed biased and susceptible to upsets by an 
all behavior is illustrated in FIG. 15 using another de- 35 ion. B~~~~~~ ~~2 is ..ON”, the ~ 2 - ~ ~ d ~  voltage is equal 
to Voff which is ‘varied from V D D  = 5 V to 1.9 V. In vice with slightly different offset voltages. 
In order to relate the unexpected “SlOW” change in order to emphasize an ion hit on the Dnz-diode, its area 
the middle region of the purely statistically-defined was enlarged to 117 pm2; whereas, the Dpl-diode was 
cross-section more directly to spatial extents, part of the designed with a minimum area of 22 pm2. The critical 
random memory (RAM) was ‘Overed with a dimensions of the cell shown in FIG. 8 in layout config- 
mask having a straight edge, which was Oriented uration, are presented in TABLE 2. The dimensions of roughly parallel to the rows or the columns, but cross- the MOSFET~ were chosen so that the cell can be 
remaining cross-section of those cells were a function of 45 GND and voff lines were made as wide as possible. 
When the cross-section changed due to change in offset 
voltage, the “onset” row or column of the cell cross- 
section along the mask edge shifted by a Noff rows or 50 
columns. This shift Noff can be related to a change in DEVICE L (pm) *‘ (pm)  ~d (pm2) 
spatial extent Az normal to the edge, partially as a func- Mnl 2 3 28 
tion of the pitch P of the roughly square cells. Mn2 2 4 117 
4 3 19 the period of the cell cross-section curves m shown in 55 
FIG. 6 by the relationship tan y=l /m,  where m<64 
can be considered the vernier gain determining the The principle of operation of the cell of FIGS. 7 and 
resolution of the method. 8 is illustrated by the transfer curves shown in FIG. 11. 
By that means, continuous shifts in the spatial extents When the cell is biased with Voff above 1.9 V, the cell 
of the cross-section for different offset voltages be- 60 exhibits two stable states. For Voff less than 1.9 V, the 
tween, for example, 2.0 V and 2.4 V, were detected in cell has only one stable state. As the critical Voff is 
the order of 7 pm horizontally. As the slowly varying approached, cells begin to flip according to the distribu- 
part of the curves in FIG. 6 suggest, a small portion of tion in cell parameters. The voltage span for this sponta- 
the cross-section may extend over several cells. The neous flipping action is about 30 mV for the cells that 
graph of FIG. 6 illustrates alpha-particle normalized 65 have been reduced to practice. 
upset rates for the memory cells in 4 rows of the SRAM The critical charge, AQ, was determined for this 
array, partially covered by a straight edge mask. This circuit. The V1-node and V2-node capacitances were 
data was obtained by means of 100 SRAM measurement modeled by fixed metal and polysilicon interconnect 
area at about 2.2 v. Subsequently rises again steeply node is high. This means that the drain diodes D p l  and 
ing them at a 
cells 
7, as shown 5. The 
the edge were then partly masked and the 
operated as a “standard” SRAM when Voff is equal to 
VDD,  In order to minimize the power line noise, VDD; 
their row number Or 
this regard* see the graphical 
number the edge. In 
6‘ 
This reduces the possibility that one cell will trip an- 
other cell from the Current transient demanded by the Of 
flipping cell. 
TABLE 2 
(Az=Noff.P.tan y) The angle y can be extracted from MP I 4 3 22 
Mp2 
5,33 1,164 
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capacitances and by the drain depletion capacitances cross-section of 117 pm2. For this cell, the extent of the 
given by their areas and peripheries as well as by speci- peripheral hit area is 540 pm2. Assuming the bloated 
fied junction capacitance parameters. A current genera- drain is a square shaped 117 pml and the peripheral hit 
tor was placed on the VZ-node of FIG. 7 and a triangle region is a square-shaped 540 pm2, then the lateral hit 
puke with a 1:19 rise:fall shape was used to upset the 5 distance is 6.2 pm2. Region 3 is the tail region. In this 
cell. For  a given pulse height, transient simulations region the upset rate falls with a slope that is governed 
were Performed to 100 ns where the response was corn- 
pared to VDD/2 to determine if the had flipped. 
The pulse height was adjusted using the binary search 
pulse) between the flipped and unflipped state differed 
by less than O.’ fc‘ The charge ‘Q 
by the straggle of the alpha particles in silicon. 
As Seen in FIG. 15, the AVoffis 0.5 V. From FIG. 12, 
this leads to a critical charge of AQ= 58 fc. This leads 
algorithm until the difference in charge (area under the 10 to a collection depth, Dc, of 8 pm, as determined from 
reductions in the energy of the alphas by the overlayers versus Voff is shown in FIG. 12. The results were in- variant with current pulse widths between 20 ps and 500 
ps. Thus, the cell time constant exceeds 500 ps. Because 15 Of the Because the change in the ’lope Of the 
the alpha-particle pulse width is about ps, the charge curve shown in FIG. 17 is small, ignoring the 
charge collected by this circuit depends on current drift thickness Of the Overlayer is 
along the alpha-particle-induced hole-electron plasma The response of the SRAM, as a function of partial 
track. vacuum, is shown in FIG. 16. This behavior can be 
The energy loss of an alpha-particle passing through 2o explained qualitatively as shown in FIG. 18. For P=O, 
silicon is shown in FIG. 13. This figure shows that a 5 the alpha-particles penetrate 23.7 pm, but as determined 
MeV alpha-particle has a range of 23.7 pm. The differ- from the vacuum results, only 8 Pm are effective in 
entia1 of the energy curve leads to the linear energy supplying charge to the junction. As the air is intro- 
LET curve shown in FIG. 14. This curve shows that as duced into the chamber, the energy of the alpha-parti- 
the particle penetrates the silicon, its LET increases up 25 cles as they enter the silicon is reduced, which reduces 
to the Bragg peak and then falls to zero. The integral of the penetration of the alpha-particles into the silicon. 
the LET curve leads to the deposited charge, AQ, the For this experiment, where the alpha-particle source is 
curve of which is shown in FIG. 17. This indicates that placed approximately at the range of the alphas in air, 
the 5 MeV alpha-particle deposits nearly 225 fC in Sili- the upset rate goes to zero at atmospheric pressure. 
con. The data shown in FIG. 16 is analyzed in FIG. 18. 
In the experiments described hereinafter, a 1 CLCi The voff values were determined at an upset rate of 1 
PO-208 alpha-particle emitter was used. This source was count/second, These were then converted to critical 
place 32.5 mm above the SRAM cell. This is very close charge using the graph of FIG. 12. The experimental 
to the range of the alpha-particles in air of 35.2 mm. The results are plotted in FIG, 19. A simple theoretical 
cell and the Source were Placed in a vacuum chamber. model was fitted to the data assuming an overlayer of 2 
The flux at the SRAM cell, measured with a pin diode, 35 pm and a collection depth of 7 pm. This model assumes 
was 214 alphas/cml seconds. The particle vacuum pres- that the co~~ect ion depth ~6~1id~~37 along the critical 
SureS were using a FA l 2  charge curve (see FIG. 12) as the pressure changes from 
duration that allowed 1 to 30 upsets to occur, and this along the curve, the LET increases and therefore the 
give results with deviations less than 18 percent for data the charge is reduced and thus Avoff decreases. 
larger than 0.01 counts/sec and 6 percent for data larger These experiments demonstrated that the SRAM of than 0.2 counts/sec. For this experiment the “ON” time the present invention was in fact made sensitive to al- 
45 pha-particles through the use of a cell offset voltage, for the offset voltage varied from 1 to 60 seconds. The 
tory setting. Experimental data was linked to alpha-par- it is assumed that all the memory cells are initially placed in the same state: ticle interaction physics and circuit simulations through 
the alpha-particle collection depth. The collection 
50 depth was determined by two methods and found to be 
about 7 pm. In addition, alpha-particles that struck 
outside the bloated drain were able to flip the S U M  
cells. This lateral charge collection was observed to be 
more than Fm. 
alternate designs of the present invention is shown in 
FIG. 20. In the embodiment illustrated in FIG. 20a, the 
enlarged drain,is formed in the n-MOSFET in the p- 
substrate and in the design of FIG. 2Ob, the enlarged 
60 drain is formed in the p-MOSFET in the n-well. During 
the write cycle of the test SRAM of the present inven- 
The response of the SRAM is shown in FIG. 15 for tion, all the cells are.biased into the same state where the 
alpha-particles in a vacuum. Three regions are apparent enlarged drain is reverse biased. During this cycle, the 
in FIG. 15. Region 1. the spontaneous region, is gov- offset voltage Voff is at its read/write bias, which is 
erned by cell parameter distributions and indicates that 65 V D D  for FIG. 200 and G N D  for FIG. 20b. Then Voff 
the transfer curves, as seen in FIG. 11, no longer over- is carefully changed so as to reduce the reverse bias on 
lap (Voff< 1.9 V). Region 2 is termed the peripheral hit the enlarged drain. This places the SRAM into its 
region because the cross-section exceeds the design “STARE” cycle during which alpha-particles can upset 
FIG. 17. The Dc value was determined from the slope 
of the curve in FIG. 14. This does allow for the 
‘30 
pressure gauge. The Offset was for a vacuum to atmospheric. As the collection depth slides 
was repeated 30 times and averaged to 4o AVoff increases, Once the end of the range is reached, 
response Of the follOws the detector equation where which allows a bench-level characterization in a labora- 
d S  7 = dICr(.V, - A-) 
Here is the number of flipped cells at time t, 
N,=4096 is the total number ofcells in the SRAM, 6 is 
the alpha-particle flux, and cr is the cell cross-section. 
for N approaching zero: 
The cross-section is determined from the initial slope 55 The cross-section of the detector iIW3-m in two 
1 
1 dA’ 
0 
5 3  3 1 164 
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the cells. At the end of the “STARE’ cycle, the offset different pressures are useful because the difference 
voltage is restored to its read/write bias and the number between the up stream pressure and the tail stream 
of upset cells is read. pressure is proportional to the velocity of the air flow 
The characteristic curve for characterizing alpha- and the difference between the upstream pressure and 
particle tracks in CMOShulk circuits as shown in FIG. 5 the atmosphere pressure is proportional to the air mass 
21. This curve shows the bit flip rate versus Voff for of the air flow. As seen in FIG. 25, the air flow is from 
three different angles of incidence of alphas from a left to right. The top interior surface of the sensor appa- 
Po-208 source. As indicated in FIG. 21, the curve has ratus of FIG. 25 is provided with an alpha-particle 
three regions: the spontaneous flip region, the periph- emitter, such as Americium. The sensor of the present 
era1 flip region, and the tail region. The intersection of 10 invention is placed at the bottom interior surface along 
the peripheral hit region and the tail region corresponds all three chambers. 
to the physical cross-section of the enlarged drain area The characterization of the single-event-upset (SEU) 
for zero degree alphas. The collection depth for this 
SRAM was determined to be 8 pm below the enlarged (a) The sensitive-diode critical upset charge, Qc; 
n-drain. The data for 30 and 60 degrees indicates that 15 (b) the sensitive-diode area, A; 
the threshold for upsetting the SRAM increases with (c) the particle collection depth, Dc; and 
the angle of incidence of the alphas. The angle of inci- (d) the particle Linear Energy Transfer, LET. 
dence of the particles is known to increase the collec- 
tion depth of incident ions. 
dence is usually limited by the side wall of the Package 
to 70 degrees. The SRAM illustrated in FIG. 20b could 
not be upset by alphas, which were incident normal to 
the surface. This is because the alpha-particle track is 
truncated by the n-well. However, these SRAMs could 25 
be upset if the incident angle is made very shallow. An 
experiment was devised where the alpha source was In the above equation, the most difficult parameter to  
placed close to the SRAM and masked by a pinhole, as obtain is the particle collection depth, Dc. In the meth- 
shown in FIG. 22. None of the cells which were di- odology presented here, the collection depth is deter- 
rectly below the source flipped. Only those cells toward 30 mined from heavy ion testing of a specially designed 
the corner of the SRAM flipped where the angle of test SRAM. The SRAMs are designed to be sensitive to 
incidence of the alphas was shallow enough to deposit low LET particle such as alpha-particles. This allows 
the charge required to flip the cells. FIG. 22 thus dem- the immediate, low cost characterization of SEU SUS- 
onstrates the use of the cells of the present invention as ceptibility and replaces the time delayed and costly 
an angle detector. Thus, when the sensitive diodes are 35 cyclotron testing. 
diffused into a “WELL”, upsets are only detected for For the memory cells disclosed herein, the offset 
shallow angles. Particles which traverse the diode voltage varied from 5.0 V to 1.9 V before the cells 
“WELL” structure normal to the surface, do not de- spontaneously flipped to the other state. Measurements 
posit enough charge to trip the cells because the on 2-pm CMOS n-well 4k SRAMs, indicated that a 
“WELL” junction truncates the charge. 40 Po-208 5.1-MeV alpha particle source was able to flip 
The use of the present invention as a pressure sensor the memory cells for offset voltages between 1.9 and 2.5 
shall now be discussed in conjunction with FIGS. 23 V, For an offset voltage of 2.5 V and critical charge of 
through 25. The pressure sensitivity of the sensor of the 58 fC, the collection depth was found to be 8 pm. For 
present invention is based on the amount of charge a bloated drain area of A=117 pm*, Qc=58 fC, and 
deposited in the silicon at or near the sensitive drain by 45 D c = 8  pm, the calculated upset rate is l.lE-3 upsets/- 
an alpha-particle. The amount of charge deposited de- bit-day and the L E T  is 0.71 MeV-cmZ/mg. 
pends on the range and linear energy transfer (LET) of The upset rate can now be calculated for a “normal” 
the alpha-particles. In FIG. 23, the alpha-particle range cell with a minimum drain area of A=28 pm and no 
is normalized to its range in either air or silicon. As seen offset voltage (i.e. 5.0 V). Under these conditions the 
in FIG. 23, the energy versus normalized range and 50 critical charge is 156 fC. Assuming a collection depth of 
L E T  versus normalized range curves are Very close for 8 pm as determined above, the calculated upset rate is 
both air and silicon. As the alpha-particles collide with 3.7X 10-5 upsetshit-day and the L E T  is 1.9 MeV- 
the air, they lose energy and thus their linear energy cm2/mg. 
transfer increases until the Bragg peak is reached. The above scenario represents the proposed method- 
The pressure sensitivity of the SRAM cell of the 55 ology for calculating the SEU resistance of latches used 
present invention is illustrated in FIG. 24. The two in ASIC design. This methodology calls for test latches 
curves shown in the graph of FIG. 24 illustrate the flip to be designed with selected nodes disconnected from 
rate for the alpha-particle source placed 1.0 and 3.0 the power lines and connected to offset voltage lines. 
centimeters, respectively, from the SRAM cell. For the It will now be understood that what bas been dis- 
1.0 cm case the response is almost flat. However, for the 60 closed herein comprises a particle sensor array which in 
3.0 cm case, the response demonstrates the pressure a preferred embodiment comprises static random access 
sensitivity of the SRAM/alpha-particle sensor of the memory having a plurality of ion-sensitive memory 
present invention. cells, each such cell comprising at least one pull-down 
FIG. 25 illustrates a pressure sensor design using the field effect transistor having a sensitive drain surface 
present invention. This illustrative design integrates the 65 area and at least one pull-up field effect transistor hav- 
SRAM/alpha-particle sensor into a three chamber con- ing a source connected to an offset voltage. The sensi- 
figuration to detect the upstream pressure, the tail- tive drain surface area and the offset voltage are se- 
stream pressure, and the atmosphere pressure. These lected for memory cell upset by incident ions such as 
resistance of a latch requires four parameters: 
These parameters come from simulation, device layout, 
experimental results from particle testing, and atomic 
In most experiments on circuits, the angle of inti- 20 physics, respectively. The upset rate (in upsets per bit- 
day) for a latch can be calculated from the Petersen 
Equation which was developed for the 10 percent worst 
case Cosmic Ray environment at geosynchronous orbit: 
R = 5 x  10-’oA(pm2) [oc(prn)/Q~@C)[~. 
5,331,: 
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alpha-particles. The static random access memory of 
the present invention provides a means for selectively 
biasing the memory cells into the same state in which 
each of the sensitive drain surface areas is reverse biased 
and then selectively reducing the reverse bias on these 
sensitive drain surface areas for increasing the upset 
sensitivity of the cells to ions. The resulting selectively 
sensitive memory cells can be used in a number of appli- 
cations. By way of example, they can be used as a densi- 
tometer for determining the density of a medium, the 
medium being of a type which effects the energy of ions 
passing through the medium as a function of the medi- 
um's density. The present invention can also be applied 
for use in air pressure measurement. A sensor of the 
present invention for use in measuring air pressure 
would be separated from a source of ions within a 
chamber in which the air pressure is to be measured. 
The ions are selected to have an energy level and/or 
distance from the sensor which is dependent upon the 
air pressure. The present invention can also be used for 
measuring the linear energy transfer of ion particles, as 
well as a device for assessing the resistance of CMOS 
latches to Cosmic Ray induced single event upsets. The 
characterization of static random access memories due 
to ion induced upsets is essential to evaluating the sus- 
ceptibility of such memories. as well as other storage 
devices such as latches and registers to Cosmic Ray 
upsets without requiting a heavy ion source such as a 
Cyclotron. which would otherwise render such evalua- 
tions time consuming. expensive and error prone. 
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Those having skill in the art to which the present 
invention pertains, will now, as a result of the appli- 
cants' teaching herein, perceive various modifications 
and additions which may be made to the invention. By 
way of example, the specific architectural configuration 
of the static random access memories shown herein, as 
well as the number of transistors used therein, may be 
readily modified while still preserving the increased ion 
induced upset sensitivity of the present invention. Fur- 
thermore, certain semiconductor surfaces may be made 
sufficiently sensitive in some applications without bloat- 
ing the area of such surfaces and by relying exclusively 
on the offset voltage. Accordingly, all such modifica- 
tions and additions are deemed to be within the scope of 
the invention, which is to be limited only by the claims 
appended hereto and their equivalents. 
We claim: 
1. An ion detector comprising: 
a metal-oxide-semiconductor field-effect transistor 
(MOSFET) having a bloated drain surface area 
forming a detector diode; 
a voltage source providing a controlled bias voltage 
for reverse biasing said detector diode; and 
means for applying said bias voltage to said detector 
diode through a pull-up component for selectively 
altering said reverse biasing whereby to selectively 
alter the sensitivity of said detector to incident ions. 
2. The detector recited in claim 1 wherein said drain 
3. The detector recited in claim 1 wherein said drain 
is formed in the p-substrate of an n-MOSFET. 
is formed in the n-well of a p-MOSFET. * * * * *  
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